

EL 373341542

**EL 465852697**

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

**APPLICATION FOR LETTERS PATENT**

\* \* \* \* \*

**Board-On-Chip Packages, and Methods of Forming  
Board-On-Chip Packages**

\* \* \* \* \*

INVENTOR

Salman Akram

ATTORNEY'S DOCKET NO. MI22-1191

1                    Board-On-Chip Packages, and Methods of Forming  
2                    Board-On-Chip Packages

3                    TECHNICAL FIELD

4                    The invention pertains to board-on-chip packages, and to methods  
5                    of forming board-on-chip packages.

6  
7                    BACKGROUND OF THE INVENTION

8                    A prior art method of forming a board-on-chip package (which can  
9                    be generally referred to as a die package) is described with reference to  
10                   Figs. 1-5. Referring first to Fig. 1, such illustrates a fragment of an  
11                   assembly 10 comprising an insulative material substrate 12. Substrate 12  
12                   can comprise, for example, a circuit board, such as the type known in  
13                   the art as FR-4™ (which can be obtained from Sumitomo of Japan), or  
14                   BCB™ (which can be obtained from Toppan of Japan.

15                   Substrate 12 comprises a top surface 13 and slits 18 extending  
16                   therethrough. Circuitry 16 is formed on top of surface 13. Circuitry 16  
17                   and slits 18 form repeating patterns across top surface 13. The  
18                   repeating patterns define separate units 19, 21 and 23, each of which  
19                   ultimately forms a separate board-on-chip package.

20                   Referring to Figs. 2-4, an enlarged segment of substrate 12,  
21                   corresponding to unit 21, is shown in three different views. Fig. 2 is  
22                   a top view similar to the view of Fig. 1, Fig. 3 is an end view, and  
23                   Fig. 4 is a view along the line 4-4 of Fig. 3. Substrate 12 is inverted

1 in the view of Fig. 3 relative to the view of Figs. 1 and 2.  
2 Accordingly, surface 13 (referred to as a top surface in referring to  
3 Figs. 1 and 2) is a bottom surface in the view of Fig. 3. In referring  
4 to Fig. 3, surface 13 will be referred to as a first surface.

5 Substrate 12 comprises a second surface 15 in opposing relation  
6 relative to first surface 13. A semiconductive material-comprising chip  
7 (or die) 14 is adhered to surface 15 via a pair of adhesive strips 20.  
8 Strips 20 can comprise, for example, tape having a pair of opposing  
9 surfaces 22 and 24, with adhesive being provided on both of such  
10 opposing surfaces. Strips 20 typically comprise insulative material. Wire  
11 bonds 28 (only some of which are labeled in Fig. 2) extend from  
12 circuitry 16 and through slit 18 to electrically connect circuitry 16 to  
13 bonding pads 25 (only some of which are labeled in Fig. 2) associated  
14 with chip 14, and to accordingly electrically connect circuitry 16 with  
15 circuitry (not shown) comprised by chip 14. (The wire bonds and  
16 bonding pads are not shown in Fig. 4 for purposes of clarity in the  
17 illustration.)

18 Fig. 5 illustrates further processing of the assembly 10.  
19 Specifically, Fig. 5 illustrates units 19 and 21 of Fig. 1 after a first  
20 encapsulant 40 is provided over wire bonds 28, and a second  
21 encapsulant 42 is provided over chips 14 associated with units 19 and 21.  
22 First and second encapsulants 40 and 42 can comprise the same material  
23

1 and preferably comprise an insulative material, such as, for example,  
2 cured epoxy.

3 Conductive balls 31 are formed over portions of circuitry 16  
4 (shown in Figs. 1 and 2) to form a ball grid array over circuitry 16.  
5 Such array can subsequently be utilized to form a plurality of  
6 interconnects from circuitry 16 to other circuitry (not shown).  
7 Conductive balls 31 can be formed of, for example, tin, copper or gold.

8 Substrate 12 is subjected to a singulation process which separates  
9 units 19 and 21 from one another, and thus forms individual board-on-  
10 chip packages from units 19 and 21. The singulation process can  
11 include, for example, cutting through encapsulant 42 and substrate 12.

12 A problem which can be associated with board-on-chip packages is  
13 that the chip can heat during use. The heating can damage electrical  
14 components associated with the chip. It would be desirable to develop  
15 alternative board-on-chip packages which alleviate such heating.

## 16 17 SUMMARY OF THE INVENTION

18 In one aspect, the invention encompasses a board-on-chip package  
19 comprising an insulative substrate having circuitry thereon and an opening  
20 therethrough. A semiconductive-material-comprising die is adhered to the  
21 substrate and electrically connected to the circuitry with a plurality of  
22 electrical interconnects extending through the opening. A metal foil is  
23 in physical contact with at least a portion of the die.

1 In another aspect, the invention encompasses another embodiment  
2 board-on-chip package comprising an insulative substrate having circuitry  
3 thereon and an opening therethrough. A semiconductive-material-  
4 comprising die is adhered to the substrate and electrically connected to  
5 the circuitry with a plurality of electrical interconnects extending through  
6 the opening. The die has a first surface facing the substrate and a  
7 second surface in opposing relation to the first surface. The die further  
8 comprises a sidewall surface extending between the first and second  
9 surfaces. A thermally conductive material is in physical contact with at  
10 least one of the die first surface, second surface and sidewall surface.  
11 The thermally conductive material has a thermal conductivity under  
12 specified conditions equal to or greater than the conductivity of  
13 elemental copper under the same specified conditions.

14 In yet another aspect, the invention encompasses a method of  
15 forming a plurality of board-on-chip packages. An insulative substrate  
16 is provided. Such substrate has a repeating circuitry pattern thereon,  
17 and a plurality of openings therethrough. The openings are in a one-to-  
18 one correspondence with individual of the repeated circuitry patterns.  
19 A plurality of semiconductive-material-comprising dies are adhered to the  
20 substrate. Circuitry supported by the dies is electrically connected with  
21 the circuitry on the substrate utilizing a plurality of electrical  
22 interconnects extending through the openings. A metal foil is joined to  
23 the substrate and extended over the plurality of dies. The substrate and

1 metal foil are cut to form singulated die packages comprising a single  
2 die, a portion of the substrate having a single repeated pattern of the  
3 circuitry, and a portion of the metal foil.  
4

#### 5 **BRIEF DESCRIPTION OF THE DRAWINGS**

6 Preferred embodiments of the invention are described below with  
7 reference to the following accompanying drawings.

8 Fig. 1 is a diagrammatic, fragmentary view of a prior art  
9 semiconductor assembly at a preliminary step of a die package forming  
10 process.

11 Fig. 2 is an expanded view of a portion of the Fig. 1 assembly.

12 Fig. 3 is a cross-sectional view along the line 3-3 of Fig. 2.

13 Fig. 4 is a cross-sectional view along the line 4-4 of Fig. 3.

14 Fig. 5 is a view of a portion of the Fig. 1 assembly shown being  
15 subjected to prior art processing subsequent to that of Figs. 1-3.

16 Fig. 6 is a diagrammatic, cross-sectional view of a semiconductor  
17 assembly encompassed by the present invention.

18 Fig. 7 is a top view of the Fig. 6 structure.

19 Fig. 8 is a diagrammatic, cross-sectional view of a second  
20 embodiment semiconductor assembly encompassed by the present  
21 invention.  
22  
23

1           Fig. 9 is a diagrammatic, cross-sectional view of a third  
2 embodiment semiconductor assembly encompassed by the present invention.

3           Fig. 10 is a diagrammatic, cross-sectional view of a fourth  
4 embodiment semiconductor assembly encompassed by the present  
5 invention.

6           Fig. 11 is a diagrammatic, cross-sectional view of a fifth  
7 embodiment semiconductor assembly encompassed by the present  
8 invention.

9           Fig. 12 is a diagrammatic, cross-sectional view of a sixth  
10 embodiment semiconductor assembly encompassed by the present  
11 invention.

12           Fig. 13 is a diagrammatic, cross-sectional view of a portion of a  
13 semiconductor assembly at a preliminary step of a method encompassed  
14 by the present invention.

15           Fig. 14 is a view of the Fig. 13 assembly portion shown at a  
16 processing step subsequent to that of Fig. 13.

17           Fig. 15 is a top view of the assembly comprising the Fig. 14  
18 portion.

19           Fig. 16 is a cross-sectional side view of the Fig. 14 assembly  
20 portion shown after singulation of units encompassed by the Fig. 14  
21 assembly portion.  
22  
23

1 Fig. 17 is a diagrammatic, cross-sectional view of a semiconductor  
2 assembly processed according to another embodiment method of the  
3 present invention.

4 Fig. 18 is a view of the Fig. 17 assembly shown at a processing  
5 step subsequent to that of Fig. 17.

6 Fig. 19 is a view of a semiconductor assembly formed in  
7 accordance with another method encompassed by the present invention.

8 Fig. 20 is a view of a semiconductor assembly formed in  
9 accordance with yet another embodiment method encompassed by the  
10 present invention.

## 11 12 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

13 This disclosure of the invention is submitted in furtherance of the  
14 constitutional purposes of the U.S. Patent Laws "to promote the progress  
15 of science and useful arts" (Article 1, Section 8).

16 A semiconductor assembly encompassed by the present invention  
17 is illustrated as assembly 50 in Fig. 6. Assembly 50 comprises an  
18 insulative substrate 52 having an opening (or slit) 54 extending  
19 therethrough. Substrate 52 comprises a first surface 56 and a second  
20 surface 58 in opposing relation to first surface 56. Circuitry (such as,  
21 for example, the circuitry 16 described with reference to prior art Fig. 1)  
22 can be formed over first surface 56. Substrate 52 can accordingly  
23 comprise a substrate identical to that described as substrate 12 with



1 reference to Fig. 1 of the prior art. In particular embodiments,  
2 substrate 52 can comprise a printed circuit board, such as, for example,  
3 either a board of the type known as FR-4 in the art, or of the type  
4 known as BCB in the art.

5 Conductive balls 60 are formed over first surface 56 of  
6 substrate 52, and can comprise, for example, materials of the type  
7 described for prior art conductive balls 31 with reference to Fig. 5.

8 A semiconductive-material-comprising die (or chip) 62 is adhered  
9 to second surface 58 of substrate 52. Chip 62 comprises a first  
10 surface 64 aligned to face toward second surface 58 of substrate 52.  
11 Chip 62 further comprises a second surface 66 aligned to face away from  
12 second surface 58 of substrate 52. Additionally, chip 62 comprises a  
13 first sidewall surface 68 and a second sidewall surface 70 in opposing  
14 relation to first sidewall surface 68, with sidewall surfaces 68 and 70  
15 extending between the surfaces 64 and 66. Chip 62 can comprise a  
16 construction identical to that described above for chip 14 of the prior  
17 art.

18 Electrical interconnects 72 extend from chip 62, through  
19 opening 54, and to the circuitry (not shown) on first surface 56 of  
20 substrate 52. Interconnects 72 can comprise wire bonds identical to the  
21 wire bonds 28 described above with reference to prior art Figs. 1-5.

1       An encapsulant 74 is formed over electrical interconnects 72 and  
2       within opening 54. Encapsulant 74 can comprise materials identical to  
3       those described for encapsulant 40 of the prior art.

4       A thermally conductive material 80 is formed over substrate 52 and  
5       chip 62. Material 80 preferably has a thermal conductivity greater than  
6       or equal to that of elemental copper (with thermal conductivity being  
7       defined as the heat (in calories) transmitted per second through a  
8       plate 1 cm thick by about 1 cm<sup>2</sup> utilizing a temperature differential of  
9       about 1°C, the thermal conductivity of elemental copper being understood  
10      to be about 1 calorie). The thermally conductive material 80 can  
11      improve dissipation of heat from chip 62 relative to prior art board-on-  
12      chip constructions, and can thus alleviate problems associated with chip  
13      heating.

14      In preferred embodiments, material 80 is a metal foil or conductive  
15      epoxy in physical contact with at least a portion of chip 62.  
16      Material 80 can comprise, for example, a metal foil selected from the  
17      group consisting of copper foil and aluminum foil. Alternatively,  
18      material 80 can comprise, for example, a silver-filled epoxy. For  
19      purposes of interpreting this disclosure and the claims that follow, a  
20      metal "foil" is to be understood as a metal sheet that is less than or  
21      equal to about 500 microns thick.

22      In the shown embodiment, thermally conductive material 80  
23      contacts substrate 52 at a first location 82 proximate first sidewall 68,

1 and at a second location 84 proximate second sidewall 70. Thermally  
2 conductive material 80 extends across the first and second sidewalls and  
3 over second die surface 66, and is separated from first and second  
4 sidewalls 68 and 70 by gaps 86 and 88, respectively. A material 90 is  
5 provided within gaps 86 and 88 to adhere thermally conductive  
6 material 80 to substrate 52. In the shown embodiment, gaps 86 and 88  
7 are predominately filled (actually entirely filled) with thermally conductive  
8 material 90. Material 90 can comprise, for example, an epoxy, and  
9 preferably comprises an electrically conductive epoxy (such as, for  
10 example, a silver-filled epoxy). A reason for utilizing the electrically  
11 conductive epoxy is that electrically conductive materials are frequently  
12 also thermally conductive and accordingly the electrically conductive epoxy  
13 can help to dissociate heat from chip 62. It is to be understood,  
14 however, that material 90 can comprise an insulative material, and in  
15 particular embodiments can comprise a gas, such as, for example, air.

16 It is noted that among the differences of the embodiment of  
17 Fig. 6 relative to the prior art (such as, for example, the construction  
18 shown in Fig. 3) is that tape 20 (Fig. 3) is eliminated in the  
19 embodiment of Fig. 6. Instead, chip 62 is adhered directly to  
20 substrate 52. Such adhering of chip 62 directly to substrate 52 can be  
21 accomplished by, for example, providing and curing an electrically  
22 conductive epoxy between surface 64 of chip 62 and surface 58 of  
23 substrate 52. Of course, tape (such as, for example, that shown in

1 Fig. 3) can also be utilized to adhere chip 62 with substrate 52 in  
2 embodiments of the present invention.

3 Fig. 7 shows a top view of assembly 50, and shows that thermally  
4 conductive material 80 contacts an entirety of second surface 66 of  
5 die 62, with die 62 being illustrated in phantom view beneath thermally  
6 conductive material 80. In the shown configuration, die 62 comprises a  
7 rectangular outer periphery having four sides (68, 70, 69 and 71), and  
8 conductive material 80 extends outwardly beyond the outer periphery of  
9 the die and contacts substrate 52 (Fig. 6) at locations proximate each of  
10 the four sides.

11 Referring again to Fig. 6, it is noted that thermally conductive  
12 material 80 comprises a bend in extending from surface 58 of  
13 substrate 52 to surface 66 of die 62. Because thermally conductive  
14 material 80 comprises such bend, it can be advantageous to utilize  
15 flexible materials, such as, for example, thin thermally conductive foils  
16 for the thermally conductive material 80. A preferred thickness of a  
17 metal foil utilized for thermally conductive material 80 is from about 100  
18 microns to about 800 microns, with from about 150 microns to about 400  
19 microns being more preferred. Of course, the invention encompasses  
20 embodiments in which material 80 does not flex, and in such  
21 embodiments it can be advantageous to utilize a material 80 having a  
22 thickness greater than 800 microns.

1 A second embodiment assembly of the present invention is  
2 described with reference to Fig. 8. In referring to Fig. 8, similar  
3 numbering will be utilized as was used above in describing the  
4 embodiment of Fig. 6 with the suffix "a" used to indicate structures  
5 shown in Fig. 8.

6 Referring to Fig. 8, an assembly 50a comprises an insulative  
7 substrate 52a, and a chip 62a. Chip 62a comprises sidewalls 68a  
8 and 70a. A thermally conductive material 80a is formed over chip 62a  
9 and substrate 52a. The thermally conductive material 80a of Fig. 8 can  
10 comprise, for example, a metal foil, and can be adhered to substrate 52a  
11 and chip 62a with conductive epoxy provided between the metal foil and  
12 surfaces of the chip and substrate.

13 Assembly 50a is similar to the assembly 50 of Fig. 6, except that  
14 the thermally conductive material 80a contacts a predominant portion of  
15 the sidewalls 68a and 70a of chip 62a, whereas thermally conductive  
16 material 80 of the Fig. 6 assembly was separated from the predominant  
17 portion of chip sidewalls 68 and 70 by gaps 86 and 88. It is noted that  
18 the sidewalls 68a and 70a of Fig. 8 comprise respective lengths  
19 corresponding to the distance between chip surface 64a and chip  
20 surface 66a, and that in the shown embodiment thermally conductive  
21 material 80a contacts an entirety of such lengths of sidewalls 68a  
22 and 70a.  
23

1 A third embodiment semiconductor assembly encompassed by the  
2 present invention is described with reference to Fig. 9. In referring to  
3 Fig. 9, similar numbering will be utilized as was used above in describing  
4 Fig. 6, with the suffix "b" used to indicate structures shown in Fig. 9.

5 Fig. 9 shows an assembly 50b comprising a substrate 52b and a  
6 semiconductive-material-comprising chip 62b over substrate 52b. Chip 62b  
7 comprises a first surface 64b aligned to face substrate 52b. Chip 62b  
8 also comprises a second surface 66b in opposing relation relative to first  
9 surface 64b, and accordingly aligned to face away from substrate 52b.  
10 Chip 62b further comprises opposing sidewalls 68b and 70b which extend  
11 between surfaces 64b and 66b.

12 A first thermally conductive material 80b extends over chip 62b  
13 and substrate 52b. First thermally conductive material 80b can comprise  
14 identical constructions as described above for material 80, and accordingly  
15 could comprise, for example, a thin metal foil.

16 A second thermally conductive material 100 extends over  
17 substrate 52b and under chip 62b. Second thermally conductive  
18 material 100 can comprise an identical construction as first material 80b,  
19 or a different construction. In preferred embodiments, thermally  
20 conductive material 100 and thermally conductive material 80b will both  
21 comprise thin metal foils. In other embodiments, thermally conductive  
22 materials 100 and 80b can both comprise, for example, electrically  
23 conductive epoxies, such as, for example, silver filled epoxies.

1 Thermally conductive material 80b is separated from sidewalls 68b  
2 and 70b of chip 62b by gaps 86b and 88b. Such gaps can be left void  
3 of conductive materials, or can be filled with a thermally conductive  
4 material 90b as shown. Such thermally conductive material can comprise,  
5 for example, an electrically conductive epoxy.

6 A fourth embodiment assembly of the present invention is  
7 described with reference to Fig. 10. In referring to Fig. 10, similar  
8 numbering will be utilized as was used above in describing the  
9 embodiment of Fig. 9, with the suffix "c" used to indicate structures  
10 pertaining to Fig. 10.

11 Fig. 10 shows an assembly 50c comprising a chip 62c, a  
12 substrate 52c, a first thermally conductive material 100c and a second  
13 thermally conductive material 80c. The assembly of Fig. 10 is similar to  
14 the assembly of Fig. 9 except that thermally conductive material 80c  
15 contacts a predominant portion of the sidewalls of chip 62c, whereas the  
16 thermally conductive material 80b of Fig. 9 was spaced from a  
17 predominant portion of the sidewalls of chip 62b.

18 A fifth embodiment of the present invention is described with  
19 reference to Fig. 11. In referring to Fig. 11, similar numbering will be  
20 used as was utilized above in describing the embodiment of Fig. 6, with  
21 the suffix "d" used to indicate structures shown in Fig. 11.

22 An assembly 50d is illustrated in Fig. 11, and such comprises a  
23 chip 62d over a substrate 52d. Chip 62d comprises a first surface 64d

1 facing substrate 52d, and a second surface 66d in opposing relation  
2 relative to first surface 64d. A thermally conductive material 80d  
3 extends over substrate 52d and over a portion of chip 62d. However,  
4 in contrast to the thermally conductive materials of Figs. 6-10, thermally  
5 conductive material 80d contacts only a portion of the second  
6 surface 66d of chip 62d. In the shown embodiment, thermally conductive  
7 material 80d does not even cover a predominant portion (i.e., half) of  
8 second surface 66d. A prior art encapsulant (such as the encapsulant  
9 labeled 42 in Fig. 5) can be provided over uncovered portions of  
10 substrate 52d and chip 62d.

11 A sixth embodiment of the invention is described with reference  
12 to Fig. 12. In referring to Fig. 12, similar numbering will be utilized  
13 as was used above in describing the embodiment of Fig. 6, with the  
14 suffix "e" used to indicate structures shown in Fig. 12.

15 Fig. 12 illustrates an assembly 50e comprising an insulative  
16 substrate 52e and a semiconductive-material-comprising chip 62e.  
17 Substrate 52e comprises a first surface 56e having circuitry (not shown)  
18 formed thereon and a second surface 58e in opposing relation relative  
19 to first surface 56e. A slit 54e extends through substrate 52e, and a  
20 cavity 110 is formed within second surface 58e and proximate slit 54e.  
21 Chip 62e is received within cavity 110. Chip 62e comprises a first (or  
22 inner) surface 64e facing substrate 52e and a second (or outer)  
23 surface 66e in opposing relation relative to first surface 64e. A



1 thermally conductive material 80e extends over chip 62e and  
2 substrate 52e. Thermally conductive material 80e can comprise, for  
3 example, a metal foil. It is noted that thermally conductive material 80e  
4 is not flexed over sidewalls of chip 62e (compare the embodiments of  
5 Figs. 6-11). Accordingly, thermally conductive material 80e can be  
6 formed of relatively non-flexible materials without adversely affecting  
7 processing utilized to form assembly 50e. Thermally conductive  
8 material 80e can thus comprise a sheet of thermally conductive material  
9 having a thickness of greater than about 800 microns, as well as  
10 comprising relatively flexible foils having thicknesses of less than  
11 about 800 microns. The thermally conductive material utilized for  
12 sheet 80e can be selected from the group consisting of copper and  
13 aluminum. In the shown embodiment, chip 62e is received entirely  
14 within cavity 110 and thermally conductive material 80e extends over  
15 cavity 110 to enclose chip 62e within the cavity. In other embodiments  
16 (not shown) chip 62e can have a portion extending outwardly of the  
17 cavity.

18 Chip 62e and sheet 80e can be adhered to one another, as well  
19 as to substrate 52e utilizing, for example, an electrically conductive  
20 epoxy. In the shown embodiment, the sidewalls of chip 62e are  
21 separated from substrate 52e by gaps 112 and 114. Such gaps can be  
22 left open, or can be filled with a material, such as, for example, a  
23 thermally conductive material. The thermally conductive material can

1 comprise an electrically conductive epoxy, such as, for example, silver-  
2 filled epoxy.

3 Referring to Figs. 13-16, a method of forming an assembly of the  
4 present invention is described. In referring to Figs. 13-16, similar  
5 numbering will be used as was utilized above in describing the  
6 embodiment of Fig. 6, with the suffix "f" used to indicate structures  
7 shown in Figs. 13-16.

8 Referring first to Fig. 13, a portion of an assembly 200 is  
9 illustrated at a preliminary step of the described process. Assembly 200  
10 comprises an insulative substrate 52f and a plurality of chips 62f formed  
11 over substrate 52f. Substrate 52f can comprise, for example, the prior  
12 art substrate 12 described with reference to Fig. 1.

13 A plurality of slits 54f extend through substrate 52f. Circuitry (not  
14 shown) is on a first surface 56f of substrate 52f. Such circuitry can  
15 correspond to, for example, the circuitry 16 of Fig. 1, and accordingly  
16 can be formed in a repeating pattern, with the pattern having a one-to-  
17 one correspondence with slits 54f. Chips 62f are electrically connected  
18 with the circuitry on surface 56f with electrical interconnects 72f.  
19 Conductive balls 60f are also associated with the circuitry on surface 56f.  
20 Encapsulant 74f is formed over electrical interconnects 72f and within  
21 gaps 54f.

22 A thermally conductive material 80f (preferably a metal foil) is  
23 formed over substrate 52f and chips 62f. Metal foil 80f is adhered to

1 one or both of substrate 52f and chips 62f. Foil 80f can be adhered  
2 by, for example, utilizing an adhesive to bond foil 80f to chips 62f and  
3 substrate 52f. An alternate method of adhering foil 80f to substrate 52f  
4 is to melt a portion of foil 80f together with a portion of substrate 52f.  
5 Such melting can be accomplished by, for example, directing a laser  
6 light 210 on the portions which are to be melted. The light can heat  
7 a localized region of metal foil 80f together with a localized region of  
8 substrate 52f. The melted materials of foil 80f and substrate 52f can be  
9 subsequently cooled to effectively weld foil 80f to substrate 52f.  
10 Although the laser light 210 is shown being applied in a direction which  
11 impacts foil 80f instead of substrate 52f, it is to be understood that the  
12 laser light could be applied from an opposite direction (i.e., from a  
13 direction whereupon the light impinges upon substrate 52f rather than  
14 metal foil 80f), or from both directions simultaneously.

15 The chips 62f of assembly 200 are separated from one another by  
16 gaps 220, and metal foil 80f extends over gaps 220. Referring to  
17 Fig. 14, metal foil 80f is bent downwardly into gaps 220 to cause  
18 foil 80f to contact substrate 52f within gaps 220. In the shown  
19 embodiment wherein foil 80f is bonded to substrate 52f prior to being  
20 inserted within gaps 220, there is preferably an excess of foil provided  
21 between the bonded portions to provide enough material 80f to  
22 accommodate the bends formed in gaps 220. In alternative embodiments,  
23

1 material 80f can be bent into gaps 220 before the material is bonded to  
2 either substrate 52f or chips 62f.

3 After material 80f is bent into gaps 220, material 80f is preferably  
4 adhered to substrate 52f within gaps 220. Such can be accomplished by,  
5 for example, utilizing laser light 210 as shown in Fig. 14. Alternatively,  
6 such can be accomplished by providing an adhesive over substrate 52  
7 within gaps 220 to adhere foil 80f to substrate 52f.

8 Fig. 15 is a top view of the assembly 200 which comprises the  
9 portion shown in Fig. 14. Such view shows that assembly 200 comprises  
10 a square panel having 16 repeating patterns (i.e., four repeating patterns  
11 on each side of the square panel). The panel can comprise a size of,  
12 for example, from about 8" x 8" to about 12" x 12", such as, for  
13 example, a size of about 10" x 10". Chips 62f are shown in phantom  
14 view in Fig. 15. Also shown in Fig. 15 are dashed lines 230  
15 corresponding to locations wherein assembly 200 is cut to form singulated  
16 die packages (i.e., singulated board-on-chip packages). Fig. 15 further  
17 shows solid lines 240 corresponding to locations wherein thermally  
18 conductive material 80f is adhered to underlying substrate 52f (Fig. 14).

19 Referring to Fig. 16, the portion of assembly 200 of Fig. 14 is  
20 shown after such portion is subjected to a cutting process which  
21 separates substrate 52f into three singulated assemblies 250, 252 and 254.

22 The embodiment described with reference to Figs. 13-16 is merely  
23 an exemplary embodiment for forming assemblies of the present

1 invention. It is to be understood that the invention encompasses other  
2 methods of forming such assemblies. For instance, some of the steps  
3 shown in Figs. 13-16 can be done in an order other than that described  
4 with reference to Figs. 13-16. As an example, encapsulant 74f and wire  
5 balls 60f can be provided after the bending of metal foil 80f within  
6 gaps 220. As another example, metal foil 80f can be bonded to at least  
7 portions of substrate 52f during or after the cutting described with  
8 reference to Fig. 16.

9 Another method of the present invention is described with  
10 reference to Figs. 17 and 18. In referring to Figs. 17 and 18, similar  
11 numbering will be utilized as was used above in describing Fig. 6, with  
12 the suffix "g" used to indicate structures shown in Figs. 17 and 18.

13 Fig. 17 shows an assembly 50g at an initial step of the method.  
14 Assembly 50g comprises a substrate 52g having a first surface 56g and  
15 a second surface 58g in opposing relation relative to surface 56g.  
16 Circuitry (not shown) is formed on surface 56g. Such circuitry can  
17 comprise, for example, the circuitry 16 described with reference to prior  
18 art Fig. 1. A thermally conductive material 80g is formed over  
19 surface 58g of substrate 52g, and can be adhered to substrate 52g  
20 utilizing, for example, a conductive epoxy. Thermally conductive  
21 material 80g preferably comprises a flexible material, such as, for  
22 example, a metal foil. Such metal foil can be selected from the group  
23 consisting of aluminum foil and copper foil.

1 An opening 54g extends through thermally conductive material 80g  
2 and substrate 52g. A semiconductive-material-comprising chip 62g is  
3 provided over thermally conductive material 80g and across opening 54g.  
4 Chip 62g comprises a first surface 64g which faces substrate 52g and a  
5 second surface 66g in opposing relation relative to first surface 64g.  
6 Chip 62g further comprises sidewalls 68g and 70g. Chip 62g can be  
7 adhered to thermally conductive material 80g utilizing conductive epoxy.  
8 Conductive interconnects 72g extend through opening 54g and electrically  
9 connect chip 62g with the circuitry formed on surface 56g of  
10 substrate 52g.

11 Referring to Fig. 18, thermally conductive material 80g is wrapped  
12 around chip 62g. In the shown embodiment, thermally conductive  
13 material 80g is provided to be of sufficient length such that the  
14 conductive material overlaps over second surface 66g of chip 62g.

15 Figs. 19 and 20 illustrate alternative assemblies 50g which can be  
16 formed utilizing thermally conductive material 80g with differing lengths.  
17 Specifically, Fig. 19 illustrates an assembly 50g which results from  
18 utilization of a material 80g having a length such that the material forms  
19 a butt joint over surface 66g of chip 62g. Fig. 20 illustrates an  
20 embodiment wherein thermally conductive material 80g is of a length  
21 such that the material leaves a portion of surface 66g uncovered. A  
22 prior art encapsulant can be formed over the uncovered portion.  
23

1       The methods and apparatuses described in Figs. 17-20 are merely  
2       exemplary methods and apparatuses. The invention, of course,  
3       encompasses other methods and apparatuses. For instance, although the  
4       thermally conductive material 80g is shown formed against and along  
5       sidewalls 68g and 70g of chip 62g, it is to be understood that gaps  
6       analogous to the gaps 86 and 88 of Fig. 6 could be left between the  
7       sidewalls and the thermally conductive material. Also, it is to be  
8       understood that materials shown in Figs. 17 and 18 could be provided  
9       after the processing of the conductive material 80g described with  
10      reference to Figs. 17 and 18. For instance, one or more of the  
11      encapsulant 74g, interconnect 72g, and conductive balls 60g could be  
12      provided after the processing of conductive material 80g of Figs. 17  
13      and 18, rather than before such processing. Further, although the  
14      processing in Figs. 17-20 shows thermally conductive material 80g initially  
15      provided on both sides of slit 54g, it is to be understood that the  
16      material could be initially provided on only one side of the slit and  
17      wrapped either partially or entirely around surfaces 66g, 68g and 70g of  
18      chip 62g.

19       In compliance with the statute, the invention has been described  
20      in language more or less specific as to structural and methodical  
21      features. It is to be understood, however, that the invention is not  
22      limited to the specific features shown and described, since the means  
23      herein disclosed comprise preferred forms of putting the invention into

1 effect. The invention is, therefore, claimed in any of its forms or  
2 modifications within the proper scope of the appended claims  
3 appropriately interpreted in accordance with the doctrine of equivalents.  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23